



(19) Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 146 139 A1

(12) **EUROPEAN PATENT APPLICATION**
published in accordance with Art. 158(3) EPC

(43) Date of publication:
17.10.2001 Bulletin 2001/42

(51) Int Cl.7: **C23C 14/34, H01L 21/203,**
H01L 21/285

(21) Application number: 99951163.7

(86) International application number:
PCT/JP99/06042

(22) Date of filing: 29.10.1999

(87) International publication number:
WO 00/26430 (11.05.2000 Gazette 2000/19)

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

(72) Inventor: **ONO, Masanori**
Narita-shi, Chiba 286-8516 (JP)

(30) Priority: 30.10.1998 JP 31063398

(74) Representative: **Draper, Martyn John et al**
Boulton Wade Tennant
Verulam Gardens
70 Gray's Inn Road
London WC1X 8BT (GB)


(71) Applicant: **Applied Materials, Inc.**
Santa Clara, California 95054 (US)

(54) **SPUTTERING APPARATUS**

(57) A sputtering apparatus is provided with a plurality of ringlike targets arranged on a concentric basis in upper part of a process chamber. A pedestal for holding a semiconductor substrate is placed inside the process chamber and a dc power supply is connected to the targets and to the pedestal. Further, the process cham-

ber is connected to a vacuum pump for evacuating the inside thereof and a gas supply for introducing a process gas for generation of plasma, normally argon gas, into the inside of the process chamber. Sputtering yields of the targets can be adjusted by separately controlling potentials of the respective targets. This permits the apparatus to improve uniformity of deposition.

Fig. 1



EP 1 146 139 A1

BEST AVAILABLE COPY

Printed by Jouve, 75001 PARIS (FR)

Description**Technical Field**

[0001] The present invention relates to sputtering apparatus used in fabrication of semiconductor devices and the like.

Background Art

[0002] The sputtering apparatus is such apparatus that the surface of a target being a cathode is bombarded with positive ions of a process gas, normally argon ions, in plasma and that target atoms sputtered therefrom are deposited on a substrate on the anode side, for example, on a semiconductor wafer to form a film thereon.

[0003] Such sputtering apparatus commonly employs the so-called magnetron method in order to increase sputter efficiency by increasing the plasma density near the surface of the target. This method uses a magnet device generally called a magnetron system to generate a magnetic field parallel to the surface of the target. Since this magnetic field intersects with the electric field established between the target and the wafer, electrons from the target are captured in the region near the surface of the target, so as to increase the plasma density of that region.

[0004] Wiring patterns have been scaled down with recent trend toward higher integration of semiconductor devices and it is becoming difficult to effect efficient deposition in contact holes, via holes, etc. by sputtering. For example, when deposition is implemented over a wafer surface with fine holes in the standard sputtering apparatus, there arises the problem that overhangs are formed at entrances of the holes and degrade the bottom coverage. For this reason, new technology has been developed heretofore, including collimation sputtering, long throw sputtering, and so on.

[0005] The collimation sputtering is a technique of placing a plate with many holes called a collimator between the target and the semiconductor wafer and letting the sputtered particles pass through the holes of the collimator so as to provide the inherently nondirectional sputtered particles with directivity, thereby mainly depositing only the sputtered particles of the vertical component on the semiconductor wafer.

[0006] The long throw sputtering is a method in which the distance between the target and the semiconductor wafer is set considerably longer than that before. In this method, the sputtered particles flying at large angles relative to the semiconductor wafer reach the region outside the semiconductor wafer, so that only the sputtered particles flying in nearly perpendicular directions are deposited on the semiconductor wafer.

[0007] The above-stated collimation sputtering and long throw sputtering both are deposition techniques capable of realizing excellent bottom coverage and scale-

down of wiring pattern. In the collimation sputtering, however, if the sputtered particles are deposited on the collimator and if the amount of deposition becomes large it can cause plugging and, in turn, lead to degradation of uniformity of deposition and decrease in deposition rate. If a film deposited on the collimator is peeled off, it will be contamination on the semiconductor wafer and be the cause of device failure. Further, the collimation sputtering has another problem that the collimator

is heated to high temperatures by the plasma, so as to affect temperature control of the substrate. In addition, since the sputtered particles have the strong straight traveling property, side coverage can be inadequate in some cases.

[0008] On the other hand, in the case of the long throw sputtering, since there exists nothing between the target and the semiconductor wafer, there is no need for such a maintenance work as replacement of the collimator, but it has the problem of extremely poor deposition rates, because the distance between the target and the semiconductor wafer is long. In order to assure the vertical deposition of sputtered particles, the discharge voltage needs to be set as low as possible, so as to avoid the sputtered particles from colliding with gas molecules

during flight. For this reason, it was necessary to prepare a dedicated magnetron unit in order to enable stable discharge even in a low pressure state, and this was the cause of need for expensive apparatus. Further, there was another problem that deposition rates were different between in the central part and in the peripheral part of the semiconductor wafer and thus uniformity of film thickness was poor across the entire surface of the semiconductor wafer.

[0009] There was also such a tendency that erosion occurred greater in the outside part of the target and this posed the problem that the whole target needed to be replaced even with little erosion in the inside part of the target. Arrangement of magnets in the magnetron unit was adjusted in order to uniformize the erosion, but there were various restrictions on the arrangement of magnets. Therefore, there was the problem of incapability of achieving adequate uniformity of erosion.

[0010] The present invention has been accomplished under such circumstances and an object of the invention is to provide sputtering apparatus that permits control of directions of deposit-forming particles moving from the target toward the semiconductor wafer, so as to achieve improvement in uniformity of deposition in the surface of the semiconductor wafer.

Disclosure of the Invention

[0011] In order to accomplish the above object, a sputtering apparatus according to the present invention is a sputtering apparatus for depositing a target material on a substrate placed in a process chamber, which comprises a plurality of targets placed opposite the substrate and on a concentric basis in the process chamber, and

a means for adjusting sputtering yields of the respective targets.

[0012] According to the present invention, the target is divided into a plurality of targets and the sputtering yields are adjusted, for example, by applying different voltages to the respective divisional targets, whereby erosion of each target can be made uniform.

[0013] The target placed in the central part can be of either a disk shape or a ring shape.

[0014] Further, the present invention is characterized by placement of a shield ring between the targets. This permits plasma to be confined in the space surrounded by the shield ring, which can enhance independence of control of each target and which can restrain the directions of the target particles, thereby enhancing the uniformity of deposition in the surface of the semiconductor wafer.

[0015] When the sputtering apparatus of the present invention is provided with a magnetron device, the sputtering yields can also be adjusted by magnets of the magnetron device associated with the respective targets.

[0016] The above and other features and advantages of the present invention will become apparent to those skilled in the art by the following detailed description with reference to the accompanying drawings.

Brief Description of the Drawings

[0017]

Fig. 1 is a schematic, cross-sectional view to show the first embodiment of the sputtering apparatus according to the present invention.

Fig. 2 is a diagram to show the back surfaces of the targets in the sputtering apparatus illustrated in Fig. 1.

Fig. 3 is a schematic diagram to show an electric wiring system to the targets in the sputtering apparatus illustrated in Fig. 1.

Fig. 4 is a schematic, cross-sectional view to show the second embodiment of the sputtering apparatus according to the present invention.

Fig. 5 is a diagram to show the back surfaces of the targets in the sputtering apparatus illustrated in Fig. 4.

Fig. 6 is a schematic diagram to show an electric wiring system to the targets in the sputtering apparatus illustrated in Fig. 4.

Fig. 7 is a schematic, cross-sectional view to show the third embodiment of the sputtering apparatus according to the present invention.

Fig. 8 is a schematic, cross-sectional view to show the fourth embodiment of the sputtering apparatus according to the present invention.

Fig. 9 is a schematic diagram to show a modification of the electric wiring system to the targets.

Fig. 10 is a schematic diagram to show another

modification of the electric wiring system to the targets.

Best Mode for Carrying out the Invention

[0018] The embodiments of the sputtering apparatus according to the present invention will be described below with reference to the accompanying drawings.

[0019] Fig. 1 is a schematic, cross-sectional view to show an embodiment of the sputtering apparatus according to the present invention. In the figures, the same reference symbols denote like or equivalent portions.

[0020] In Fig. 1, the sputtering apparatus 10A is provided with a process chamber 14 for carrying out a sputtering process of a substrate 12 such as a semiconductor wafer or the like inside. In the upper part of the process chamber 14, a plurality of targets 17 made of a material to be deposited onto the surface of the substrate 12 are fixed to an electrically insulating support 15 through a back plate 16. The targets 17 have their respective diameters different from each other and are placed on a concentric basis, as illustrated in Fig. 2.

[0021] A pedestal (holding means) 18 for holding the substrate 12 is disposed inside the process chamber 14.

[0022] The upper surface of this pedestal 18 is placed in parallel and opposite to the lower surfaces of the targets 17. The cathode and anode of dc power supply are connected to the targets 17 and to the pedestal 18, respectively, as described hereinafter. Further, a pressure-reducing means for evacuating the inside of the process chamber 14, i.e., a vacuum pump 50 is connected to the process chamber 14, and a gas supply 52 for introducing a process gas for generation of plasma, normally argon gas, into the inside of the process chamber is also connected to the process chamber 14.

[0023] In this structure, the argon gas is introduced from the gas supply 52 into the process chamber 14 evacuated to a predetermined pressure by the vacuum pump 50 and a voltage is placed between the targets 17 and the pedestal 18, whereupon plasma is generated inside. Therefore, power supplies V_1 , V_2 described hereinafter function as plasma forming means. At this time, argon ions in the plasma hit the lower surfaces of the targets 17 to sputter atoms of the target material and the target atoms are deposited on the substrate 12 to form a thin film thereon.

[0024] A magnetron device 22 is disposed above the support 15 in order to increase the density of the plasma generated in the process chamber 14. This magnetron device 22 is provided with a disklike base plate 26, which is arranged on the same axis as the targets 17 and to which a plurality of magnet units 24 are fixed, and a driving unit 28 for rotationally driving the base plate 26. A rotational shaft 30 of the driving unit 28 extends so as to be coaxial with the axis of the targets 17 and the base plate 26, and is connected to the center point of the base plate 26. The reason why the base plate 26 is rotated is that it can avoid the problems arising where the mag-

netic field by the magnet units 24 is stationary to the targets 17.

[0024] Fig. 3 is a schematic diagram to show the wiring to the plurality of targets 17 placed on a concentric basis. In Fig. 3, a voltage from the dc power supply V_1 is applied to the outermost target 17 and the dc power supply V_2 is connected to each of the rest targets, i.e., to the middle target and to the innermost target 17. The dc power supply V_2 applies a negative voltage higher than the voltage of the dc power supply V_1 , to the middle and inside targets. This changes distribution of plasma density, so as to weaken the sputtering yield of the outside target 17, thereby enabling erosion to occur uniform. Even if there occurs nonuniform erosion in the targets, the separate ringlike targets 17 will be able to be replaced separately, which can decrease the cost, when compared with replacement of a large target heretofore. It also becomes feasible to place the magnets or magnet units 24 of the magnetron device 22 corresponding to the respective targets 17, which presents the advantage of easy independent control of sputtering yields of the targets 17 by adjusting the arrangement and magnetic force of the magnets.

[0025] Fig. 4 is a schematic, cross-sectional view to show the second embodiment of the sputtering apparatus according to the present invention. In Fig. 4, the sputtering apparatus 10B has the structure basically similar to that of the sputtering apparatus 10A illustrated in Fig. 1, but is different therefrom in that the target in the central part of the support 15 is replaced by a disklike target 32. Namely, the ringlike targets 17 are placed around the center disklike target 32, as illustrated in Fig. 5.

[0026] As illustrated in Fig. 6, dc power supplies V_1 , V_2 , and V_3 are connected to the respective targets 17, 32. The dc power supply V_1 can apply a minimum negative voltage and the dc power supply V_3 a maximum negative voltage. This can lower the sputtering yield of the outermost target 17, so as to make erosion uniform. Since the disklike target 32 is located in the central part in this embodiment, deposition can be implemented of a sufficient amount of the target material. Further, even if there occurs nonuniform erosion in the targets, the separate ringlike targets 17 will be able to be replaced separately.

[0027] Fig. 7 is a schematic, cross-sectional view to show still another embodiment of the invention. In Fig. 7, the sputtering apparatus 10C has the structure basically similar to that of the sputtering apparatus 10A illustrated in Fig. 1, but is different therefrom in that cylindrical shield rings 40, 42 are provided between the inside and middle targets and between the middle and outside targets. The electric system applied to each target 17 is similar to that of Fig. 3. When such shield rings 40, 42 are provided, the plasma can be confined in the spaces surrounded by the shield rings 40, 42 and it thus becomes feasible to perform accurate, independent adjustment of the sputtering yields of the targets. Thus in-plane uniformity of deposition is enhanced. Since the

shield rings restrain horizontal flight of the target particles, the vertical component becomes dominant in the directions of flight of the target particles, which increases the bottom coverage.

[0028] Fig. 8 is a schematic, cross-sectional view to show the fourth embodiment of the sputtering apparatus according to the present invention. In Fig. 8, the sputtering apparatus 10D has the structure basically similar to that of the sputtering apparatus 10B illustrated in Fig. 4, but is different therefrom in that the shield rings 40, 42 are provided around the disklike target 32 and around the target 17. The wiring illustrated in Fig. 6 can also be applied similarly. The advantage from the provision of such shield rings 40, 42 and the advantage from the disklike target are the same as described above.

[0029] In the above embodiments, the sputtering apparatus 10A, 10C were described as to the configuration of the dc voltage applied by the wiring illustrated in Fig. 3, and the sputtering apparatus 10B, 10D as to the configuration of the dc voltage applied by the wiring illustrated in Fig. 6. It is, however, noted that the dc voltage may also be applied to the sputtering apparatus 10A, 10C by the wiring illustrated in Fig. 9 and that the dc voltage may also be applied to the sputtering apparatus 10B, 10D by the wiring illustrated in Fig. 10. All the targets are kept at the same potential in these wiring configurations illustrated in Fig. 9 and Fig. 10, but the apparatus can be constructed to prevent the nonuniform erosion of the targets and improve the uniformity of deposition in the semiconductor wafer surface by giving some consideration to the arrangement, magnetic force, etc. of the magnets of the magnetron.

[0030] The sputtering apparatus 10A, 10C were described as to the configuration using three ringlike targets 17, but the present invention is not limited only to this example but also permits use of two or four or more ringlike targets. Further, the sputtering apparatus 10C, 10D were described as to the configuration using the two shield rings 40, 42, but the present invention is not limited only to this example but also permits change in the number of targets and change in the number of shield rings according to the process conditions of the sputtering apparatus as occasion may demand.

[0031] Further, the above embodiments involve the premise of electroconductive targets, but the present invention can also be applied to targets of electrically insulating materials. In this case, the voltage is applied only to the back plate 16 of each target.

50 Industrial Applicability

[0032] As described above, the present invention permits independent control of erosion of each target, so as to improve in-plane uniformity of film thickness, because the apparatus is provided with the plurality of concentric targets placed opposite the substrate in the process chamber and the means for adjusting the sputtering yield of each divisional target.

[0033] The present invention also contributes to increase in the bottom coverage by provision of the shield rings between the divisional targets.

[0034] As described above, the sputtering apparatus according to the present invention is advantageous in the fabrication of semiconductor devices and the like recently accelerating toward finer pattern and toward higher precision.

Claims

1. A sputtering apparatus comprising:

a process chamber; 15
 a holding means for holding a substrate, which is located in said process chamber;
 a pressure reducing means for reducing a pressure in said process chamber to a predetermined pressure; 20
 a gas supplying means for supplying a process gas into said process chamber;
 a plasma forming means for changing the process gas supplied from said gas supplying means, into plasma; 25
 a plurality of targets of a deposition material placed opposite the substrate held by said holding means and placed on a concentric basis with each other; and
 a means for adjusting a sputtering yield of each of said targets. 30

2. The sputtering apparatus according to Claim 1, wherein said targets all are of a ring shape.

35

3. The sputtering apparatus according to Claim 1, wherein a target placed innermost is of a disk shape and at least one target placed outside said disk target is of a ring shape.

40

4. The sputtering apparatus according to Claim 1, further comprising a cylindrical shield ring placed between said targets.

45

5. The sputtering apparatus according to Claim 1, further comprising a magnetron device placed adjacent to surfaces of said targets on the side opposite to said holding means, wherein said means for adjusting the sputtering yield is magnets of the magnetron device associated with said respective targets.

50

6. The sputtering apparatus according to Claim 1, wherein said means for adjusting the sputtering yield is power supplies connected to said respective targets.

55

7. The sputtering apparatus according to Claim 6,

wherein output voltages from said power supplies are different from each other.

- 5 8. The sputtering apparatus according to Claim 1, further comprising electroconductive back plates for supporting said respective targets, wherein said means for adjusting the sputtering yield is power supplies connected to said respective back plates.
- 10 9. The sputtering apparatus according to Claim 8, wherein output voltages from said power supplies are different from each other.

Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig. 7




Fig.8




Fig.9





Fig.10



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP99/06042

A. CLASSIFICATION OF SUBJECT MATTER
Int.Cl⁷ C23C 14/34, H01L 21/203, H01L 21/285

According to international Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
Int.Cl⁷ C23C 14/00-14/58, H01L 21/203, H01L 21/285Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Jitsuyo Shinan Koho 1926-1996 Toroku Jitsuyo Shinan Koho 1994-2000
Kokai Jitsuyo Shinan Koho 1971-2000 Jitsuyo Shinan Toroku Koho 1996-2000Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
WPI/L (DIALOG)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP, 8-176817, A (Matsushita Electric Ind. Co., Ltd.), 09 July, 1996 (09.07.96), page 3, column 3, line 6 to page 4, column 5, line 41; Fig. 1 & US, 5865961, column 2, line 18 to column 3, line 35; column 7, line 35 to column 8, line 62; Fig. 1A	1-9
X	JP, 2-225662, A (Tokuda Seisakusho Ltd.), 07 September, 1990 (07.09.90), page 1, left column, line 4 to right column, line 3, Claims; page 2, upper left column, line 1 to upper right column, line 4; Fig. 1 (Family: none)	1-9
X	JP, 62-250174, A (Tokuda Seisakusho Ltd.), 31 October, 1987 (31.10.87), page 1, right column, line 12 to page 2, upper left column, line 17; page 2 lower right column, lines 5 to 17 (Family: none)	1-3,5-7

 Further documents are listed in the continuation of Box C. See patent family annex.

"A"	Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E"	earlier document but published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O"	document referring to an oral disclosure, use, exhibition or other means	"Z"	document member of the same patent family
"P"	document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search 08 February, 2000 (08.02.00)	Date of mailing of the international search report 15 February, 2000 (15.02.00)
---	--

Name and mailing address of the ISA/ Japanese Patent Office	Authorized officer
--	--------------------

Facsimile No.	Telephone No.
---------------	---------------

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP99/06042

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP, 61-284571, A (Tokuda Seisakusho Ltd.), 15 December, 1986 (15.12.86), page 1, left column, line 16 to page 2, lower left column, line 15; Fig. 1 (Family: none)	1-3,5-7
X	Microfilm of the specification and drawings annexed to the request of Japanese Utility Model Application No. 165644/1985 (laid-open No. 75063/1987), (Hitachi Ltd.), 14 May, 1987 (14.05.87), page 2, line 12 to page 3, line 15; Fig. 1 (Family: none L)	1-3,5-7

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)